The smart Trick of atomic That Nobody is Discussing
The memory controller is barely in control of ensuring that that memory & cache on different processors stays constant - in case you publish to memory on CPU1, CPU2 would not manage to read another thing from its cache. It isn't really its accountability to make certain that they're both equally striving to control the identical information. There